This website uses cookies to make the content more user-friendly and effective. By using this website, you agree to the use of cookies. You can find additonal information about the use of cookies and the possibility of objecting to the use of cookies here.

26 - 28 February 2019 // Nuremberg, Germany

Posting print layout

What information should be shown in the print layout?

Create print layout
Exhibitors & Products embedded world 2019
Zoom product LOGO_Physical Unclonable Function (PUF)

Physical Unclonable Function (PUF)

LOGO_Physical Unclonable Function (PUF)

Physical Unclonable Function (PUF)

Request information Request information

Contact us

Please enter your personal information and desired appointment. You can also leave us a message.

Your personal information

Your message for us

Desired appointment during the exhibition

* Compulsory fields you must fill in.

Information on data protection can be found here.

Send
Your message has been sent.

You do not have a registration yet? Register now and use all advantages of the Exhibitors and Products Database, the supporting programme and the TicketShop.

An error has occurred.

The Physical Unclonable Function (PUF) is a fully integrated analog IP generating a stable number from random local process variations.

Features:

- stable 128-bit number generated from random local process variations;

- fully integrated analog IP based on a current-mode architecture;

- 128 reliable bits selected among a total of 256 bits (size customized on request);

- bit stability verified through a margin check mechanism;

- reliable bits stable over voltage, temperature and aging;

- typical retention time under normal operating conditions higher than 10 years;

- typical characteristics of a 55 nm CMOS implementation:

--- power supply voltage range: 1.2 V ±10%;

--- operating junction temperature range: -40°C to 125°C;

--- typical bit reading time shorter than 10 µs;

--- typical operating current during bit reading smaller than 20 µA;

--- typical standby current smaller than 1 µA;

--- silicon area smaller than 0.04 mm².

- silicon proven in 65 nm and 55 nm CMOS processes.

Deliverables:

- GDSII stream;

- Layer map file;

- Library Exchange Format (LEF) file;

- Circuit Description Language (CDL) netlist;

- Liberty Timing File (.lib);

- VHDL behavioral model;

  • - design specification.

     

NFC Transceiver

LOGO_NFC Transceiver

Secure AES Coprocessor

LOGO_Secure AES Coprocessor

Secure Software ECC

LOGO_Secure Software ECC

True Random Number Generator

LOGO_True Random Number Generator
top

The selected entry has been placed in your favourites!

If you register you can save your favourites permanently and access all entries even when underway – via laptop or tablet.

You can register an account here to save your settings in the Exhibitors and Products Database and as well as in the Supporting Programme.The registration is not for the TicketShop and ExhibitorShop.

Register now

Your advantages at a glance:

  • Advantage Save your favourites permanently. Use the instant access – mobile too, anytime and anywhere – incl. memo function.
  • Advantage The optional newsletter gives you regular up-to-date information about new exhibitors and products – matched to your interests.
  • Advantage Call up your favourites mobile too! Simply log in and access them at anytime.