Diese Website verwendet Cookies, um das Angebot nutzerfreundlicher und effektiver zu machen. Mit der Nutzung dieser Website stimmen Sie der Verwendung von Cookies zu.Weitere Informationen über die Verwendung von Cookies und die Möglichkeit der Verwendung von Cookies zu widersprechen, finden Sie hier.
The agileADC GP analog-to-digital converter is a general purpose ADC using a traditional Charge-Redistribution SAR architecture that is referenced to VDD, VSS. The architecture is capable of achieving up to 10-bit resolution at sample rates up to 20 Msps and up to 12-bit resolution at lower sample rates. It includes an eight-channel input multiplexor. The ADC provides input buffers that may also be bypassed for full rail-to-rail capability.
Available on CMOS and FD-SOI processes from 0.18um down to 22nm
Configurable to your specification
Up to 12-bit resolution
Up to 20 MSps
Up to 8 input channels
Rail-to-rail input voltage
Buffered and unbuffered inputs
Differential or Single-Ended inputs
Low INL and DNL
Programmable reference voltage
Low power consumption
Leider gibt es für diesen Aussteller kein deutsches Firmenprofil.
At Agile Analog we have brought together a team of industry veterans from the analog, IP and design automation worlds to revolutionise the way Analog IP is developed and delivered. Based in Cambridge, UK, we are growing quickly to become one of the world’s leading Analog IP companies. Using our innovative core technology, we are able to design analog circuits faster, to a higher quality, and on any semiconductor process. We are widening market access to Analog IP in a way that will greatly increase our customers' opportunities to take innovative chip designs to market. As part of a dynamic industry, we are disrupting methodologies that have been unchanged for generations.Agile Analog is taking a dynamic and innovative approach by combining proven technologies to bring a revolutionary methodology to analog IP design and customisation. Agile Analog’s innovative design methodology is programmatic, systematic and repeatable leading to analog IP that is more verifiable, more robust and more reliable. Our holistic approach results in shorter design cycles, meaning process updates can be applied at a later stage, so you can be sure that your IP has been designed and verified with the most up-to-date design kits possible.
You select your IP, you select the optimal configuration and you select the right process for your chosen application. Agile Analog take these exact requirements and then deliver your custom built, fully validated and packaged IP, ready for implementation on your target system. Your component also comes with quality documentation including a specifically generated integration guide and a test guide to help you with the implementation stage.
Agile Analog designs are based on tried and tested architectures to ensure reliability and functionality. Our design methodology is programmatic, systematic and repeatable leading to analog IP that is more verifiable, more robust and more reliable. Our methodology also allows us to quickly re-target our IP to different process options.