On our website, we would like to use the services of third-party providers who help us improve our promotional offerings (marketing), evaluate the use of our website (performance) and adapt the website to your preferences (functionality). We need your consent for the use of these services; you can always revoke this consent. You can find information about the services and the chance to reject them under “User-defined.” You can find additional information in our Data Protection Policy.

Use #ew22

15 - 17 March 2022 // Nuremberg, Germany

+++ The entries in the exhibitor & product database correspond to the registration status for embedded world 2020. +++

Posting print layout

What information should be shown in the print layout?

Create print layout
Exhibitors & Products embedded world 2020
Zoom Image LOGO_New and open FPGA/ASIC development workflows

New and open FPGA/ASIC development workflows

LOGO_New and open FPGA/ASIC development workflows

New and open FPGA/ASIC development workflows

Request information Request information

Contact us

Please enter your personal information and desired appointment. You can also leave us a message.

Your personal information

Your message for us

Desired appointment during the exhibition

* Compulsory fields you must fill in.

Information on data protection can be found here.

Your message has been sent.

You do not have a registration yet? Register now and use all advantages of the Exhibitors and Products Database, the supporting programme and the TicketShop.

An error has occurred.

Over the years Antmicro has been at the forefront of the FPGA SoC technology, designing effective high-speed signal platforms for edge computing, especially in computer/machine vision multi-camera applications, which - coupled with our experience in providing end-to-end services of writing FPGA IP, AI/camera processing, BSPs and drivers (Linux, Zephyr) - makes us uniquely positioned to leverage open FPGA development workflows tools and languages such as Chisel and Migen. 

Antmicro’s Zynq Video Board is an example of a smart piece of open hardware for image processing with an open FPGA MIPI CSI-2 IP core for grabbing video streams. Moreover, at the recent RISC-V Summit we unveiled our rapid turnaround chiplet-based ASIC series, GEM. Utilizing zGlue’s smart ASIC SiP development tech, Antmicro engineers are now capable of creating full-blown custom hardware within a practical, quick-prototyping / quick-tape-out process, employing all the benefits of modern open digital design.


The selected entry has been placed in your favourites!

If you register you can save your favourites permanently and access all entries even when underway – via laptop or tablet.

You can register an account here to save your settings in the Exhibitors and Products Database and as well as in the Supporting Programme.The registration is not for the TicketShop and ExhibitorShop.

Register now

Your advantages at a glance:

  • Advantage Save your favourites permanently. Use the instant access – mobile too, anytime and anywhere – incl. memo function.
  • Advantage The optional newsletter gives you regular up-to-date information about new exhibitors and products – matched to your interests.
  • Advantage Call up your favourites mobile too! Simply log in and access them at anytime.