This website uses cookies to make the content more user-friendly and effective. By using this website, you agree to the use of cookies. You can find additonal information about the use of cookies and the possibility of objecting to the use of cookies here.

25 - 27 February 2020 // Nuremberg, Germany

Posting print layout

What information should be shown in the print layout?

Create print layout
Exhibitors & Products embedded world 2020
Zoom product LOGO_TCP/IP & UDP Network Protocol Acceleration Platform (NPAP)

TCP/IP & UDP Network Protocol Acceleration Platform (NPAP)

LOGO_TCP/IP & UDP Network Protocol Acceleration Platform (NPAP)

TCP/IP & UDP Network Protocol Acceleration Platform (NPAP)

Request information Request information

Contact us

Please enter your personal information and desired appointment. You can also leave us a message.

Your personal information

Your message for us

Desired appointment during the exhibition

* Compulsory fields you must fill in.

Information on data protection can be found here.

Your message has been sent.

You do not have a registration yet? Register now and use all advantages of the Exhibitors and Products Database, the supporting programme and the TicketShop.

An error has occurred.

The German Fraunhofer Heinrich-Hertz-Institute (HHI) partners with MLE to market the proven TCP/IP & UDP Network Protocol Acceleration Platform (NPAP).  This customizable solution enables high-bandwidth, low-latency communication solutions for FPGA- and ASIC-based systems for multiple links at 1Gbit/s, 10Gbit/s, and beyond. 

MLE is a licensee of Fraunhofer HHI, and offers a range of technology services, sublicenses and business models compatible with customer's ASIC or FPGA project settings, world-wide.

Core Benefits

  • Bring full TCP/UDP/IP connectivity to FPGAs even if no CPU available (“Full Acceleration”).
  • Accelerate CPUs by offloading TCP/UDP/IP processing into programmable logic (“Offloading”).
  • Complete and customizable turn-key solutions and IP cores based on the TCP/UDP/IP stack from the Fraunhofer HHI.
  • All MAC / Ethernet / IPv4 / UDP / TCP processing is implemented in HDL code, synthesizable to modern FPGAs.
  • User applications can either be implemented in FPGA logic or in software via application-specific interfaces to CPUs.


  • Hardware-only implementation of TCP/IP in FPGA
  • Networked storage, such as iSCSI
  • Test & Measurement connectivity
  • Video-over-IP for 3G and 6G transports
  • Increase line rates in 10GbE.
  • Reduce latency in point-to-point communication.

Key Features

  • Highly modular TCP/UDP/IP stack implementation in synthesizable HDL
  • Parameterizable for 8-bit (1GigE) or 128-bit (10GigE, 40GigE) data width
  • Multiple, parallel TCP engines for scalable processing
  • Network Interface Card functionality with Bypass (optional)
  • Point-to-point or LAN capable
  • Full line rate of TPRmax = 9.5896 Gbps
  • TCP R/W latency of TTR(W) ≥ 1.4 µs
  • UDP R/W latency of TUR(W) ≥ 0.75 µs
  • Round trip time  of RTTmin ≥ 2.25 µs

The selected entry has been placed in your favourites!

If you register you can save your favourites permanently and access all entries even when underway – via laptop or tablet.

You can register an account here to save your settings in the Exhibitors and Products Database and as well as in the Supporting Programme.The registration is not for the TicketShop and ExhibitorShop.

Register now

Your advantages at a glance:

  • Advantage Save your favourites permanently. Use the instant access – mobile too, anytime and anywhere – incl. memo function.
  • Advantage The optional newsletter gives you regular up-to-date information about new exhibitors and products – matched to your interests.
  • Advantage Call up your favourites mobile too! Simply log in and access them at anytime.