On our website, we would like to use the services of third-party providers who help us improve our promotional offerings (marketing), evaluate the use of our website (performance) and adapt the website to your preferences (functionality). We need your consent for the use of these services; you can always revoke this consent. You can find information about the services and the chance to reject them under “User-defined.”You can find additional information in our Data Protection Policy.
We are extending our service portfolio. Beside the Signal Integrity measurements we are happy to provide a unique solution to characterize ComExpress carrier board designs. In order to enable this service we developed a ComExpress characterization board together with our partner congatec. This board allows connecting all high speed lanes (PCIe, SATA, USB, Ethernet) on a ComExpress baseboard to SMA connectors. In combination with the standard compliance boards like the PCIe Compliance Load Board (CLB) this allows to do a full characterization of the carrier board e. b. by a TDR (Time Domain Reflectometry) in the time domain or by a VNA in the Frequency Domain. For highest performance the signal launch and the connections on the board where simulated and optimized with ADS Momentum up to 20GHz. With simulation and measurement it is possible to completely de-embed the characterization board in order to really measure the carrier board only as DUT.
"Eye" KnowHow: The Gigabit Challenge!
As many interfaces are reaching gigabit data rates signal integrity is getting more and more critical. Various different parasitic effects are going to disturb signal quality so that the receiving chip is not able to recognize the databit sent by the transmitting device. Some effects are:
Inter Symbol Interference (ISI) Cross Talk Impedance Mismatch between Driver (TX), PCB routing and Receiver Termination (RX) Point to Multi Point Topologies Power/Ground Noise It gets impossible to predict signaling performance just from experience. To ensure a "First Time Right" design, simulations need to be done. And the result, quite often a data eye, needs to be evaluated carefully and a Timing Budget has to be calculated. In case there is enough margin this result can also be used to reduce cost. This can happen in case design guides are too conservative or just do not fit in your environment. However, it is very expensive to invest in software and manpower needed to master the Gigabit Challenge. There is no need for this invest if you have a partner who has the "Eye" KnowHow!
EyeKnowHow provides services for development of PCB Design and Layout. Don't care if DRAM (DDR1, DDR2, DDR3, DDR4, LPDDR), PCIe, SATA, Ethernet, USB, HDMI, DisplayPort (DP), DVI, ... we are in all Specs at home.