This website uses cookies to make the content more user-friendly and effective. By using this website, you agree to the use of cookies. You can find additonal information about the use of cookies and the possibility of objecting to the use of cookies here.

26 - 28 February 2019 // Nuremberg, Germany

Posting print layout

What information should be shown in the print layout?

Create print layout
Exhibitors & Products embedded world 2019
Zoom product LOGO_True Random Number Generator

True Random Number Generator

LOGO_True Random Number Generator

True Random Number Generator

Request information Request information

Contact us

Please enter your personal information and desired appointment. You can also leave us a message.

Your personal information

Your message for us

Desired appointment during the exhibition

* Compulsory fields you must fill in.

Information on data protection can be found here.

Send
Your message has been sent.

You do not have a registration yet? Register now and use all advantages of the Exhibitors and Products Database, the supporting programme and the TicketShop.

An error has occurred.

The True Random Number Generator (TRNG) Analog Noise Source is a physical entropy source compliant with the AIS 31 standard.

Features:

- robust, fully-integrated, state-of-the-art physical entropy source;

- differential jitter extraction through a PLL-based fully symmetric architecture;

- stochastic model of the entropy source for AIS 31 certification;

- asynchronous random clock signal output;

- random stream synchronization through an external sampling clock;

- typical characteristics of a 55 nm implementation:

--- compliant with the AIS 31 standard (Method A, Procedure A) up to 100 kbit/s;

--- with optional digital post-processing: fully compliant with the AIS 31 (Method A & B) and NIST SP 800-90B standards up to 100 kbit/s;

--- startup time shorter than 80 µs;

--- power-supply voltage range: 1.2 V ±10%;

--- operating current smaller than 40 µA;

--- standby current lower than 1 µA;

--- operating junction temperature range: -40°C to 125°C;

--- silicon area smaller than 0.02 mm².

- silicon proven in 130 nm, 110 nm, 65 nm and 55 nm CMOS processes;

- digital post-processing available separately.

Deliverables:

- GDSII stream and layer map file;

- Library Exchange Format (LEF) file;

- Circuit Description Language (CDL) netlist;

- VHDL behavioral model and Liberty Timing File (.lib);

- design specification.

NFC Transceiver

LOGO_NFC Transceiver

Physical Unclonable Function (PUF)

LOGO_Physical Unclonable Function (PUF)

Secure AES Coprocessor

LOGO_Secure AES Coprocessor

Secure Software ECC

LOGO_Secure Software ECC
top

The selected entry has been placed in your favourites!

If you register you can save your favourites permanently and access all entries even when underway – via laptop or tablet.

You can register an account here to save your settings in the Exhibitors and Products Database and as well as in the Supporting Programme.The registration is not for the TicketShop and ExhibitorShop.

Register now

Your advantages at a glance:

  • Advantage Save your favourites permanently. Use the instant access – mobile too, anytime and anywhere – incl. memo function.
  • Advantage The optional newsletter gives you regular up-to-date information about new exhibitors and products – matched to your interests.
  • Advantage Call up your favourites mobile too! Simply log in and access them at anytime.