14 - 16 March 2017 // Nuremberg, Germany

Posting print layout

What information should be shown in the print layout?

Create print layout
Zoom product LOGO_Dynamic process loader

Dynamic process loader

LOGO_Dynamic process loader

Dynamic process loader

Request information Request information

Contact us

Please enter your personal information and desired appointment. You can also leave us a message.

Your personal information

Your message for us

Desired appointment during the exhibition

* Compulsory fields you must fill in.
Your message has been sent.

Would you like to use more facilities and advantages of the platform? Then please log in – or register here.

An error has occurred.



TOPIC Embedded Products has developed an operating system that will significantly reduce the development time and cost of creating products based on FPGA+processor combinations, like the ZYNQ® of Xilinx. Our Dyplo system’s OS bridges the gap between hardware and software design, and provides a means to enable a fully software-driven development flow.

Dyplo extensively uses partial reconfiguration; an advanced design technique in which the FPGA fabric can (partially and selectively) change its hardware configuration on the fly. This allows for execution of different functions re-using the same FPGA fabric over time. Dyplo manages the reconfigurable blocks such that functions can be executed as desired, either in software or in hardware, depending on the execution context constraints, such as power consumption, performance etc.

Cheaper, Faster

Boost your business

Companies are increasingly turning to combined microprocessor-FPGA solutions to increase the performance of their products. At the same time they are striving to reduce their time-to-market, as well as reducing their development cost to be more competitive.
DYPLO is an enabler to meet these challenges, helping companies to focus on developing the added value of their products while at the same time realizing up to 30% savings in development effort!

Key benefits

Applying DYPLO in your development cycle provides opportunities for

  • Software acceleration
  • Reduction of Time-to-Market
  • Reduction of development effort
  • Reduction of Bill-of-Materials

Faster, Simpler

Push your product development

DYPLO is a middleware solution to enable seamless integration of FPGA and software processes in applications. DYPLO links processes, executed on processor(s) and FPGA(s), with scalable software and hardware data streams embedded in the applied operating system. DYPLO managed processes, executed on FPGA fabric, share the same characteristics as software executed processes due to the extensive usage and support for partial reconfiguration, an advanced technology available in FPGAs.

Key benefits

Applying DYPLO on your development process provides opportunities for

  • Accelerated system development using the operating system for ARM®+FPGA
  • Software driven hardware development
  • Managed partial reconfiguration
  • Easy integration of (existing) IP-blocks (through use of AXI4 interfaces)

Development boards & kits

LOGO_Development boards & kits

IP blocks & Software

LOGO_IP blocks & Software

Systems on Modules

LOGO_Systems on Modules

There are no entries in your notes.

Show notes


The selected entry has been placed in your notes!

If you register you can save your notes permanently and access all entries even when underway – via laptop or tablet.

You can register an account here to save your settings in the Exhibitors and Products Database and as well as in the Supporting Programme.The registration is not for the TicketShop and ExhibitorShop.

Register now

Your advantages at a glance:

  • Advantage Save your notes permanently. Use the instant access to exhibitors or products saved – mobile too, anytime and anywhere – incl. memo function.
  • Advantage The optional newsletter gives you regular up-to-date information about new exhibitors and products – matched to your interests.
  • Advantage Call up your notes mobile too! Simply log in and access them at anytime.