Wir möchten auf unserer Internetseite Dienste von Drittanbietern nutzen, die uns helfen, unsere Werbeangebote zu verbessern (Marketing), die Nutzungsweise unserer Internetseite auszuwerten (Performance) und die Internetseite an Ihre Vorlieben anzupassen (Funktional). Für den Einsatz dieser Dienste benötigen wir Ihre Einwilligung, welche jederzeit widerrufen werden kann. Informationen zu den Diensten und eine Widerspruchsmöglichkeit finden Sie unter „Benutzerdefiniert“. Weitergehende Informationen finden Sie in unserer Datenschutzerklärung.
AndeStar™ is a series of patented 32-bit/64-bit RISC-style CPU architecture. Its third generation V3 instruction set includes 16-bit and 32-bit mixed-length instructions to achieve optimal system performance, code density and power efficiency. It has rich configuration features such as 16 or 32 32-bit general purpose registers, DSP instructions, Floating-Point coprocessor instructions, custom coprocessors, and security-enhanced MPU against memory tampering. V3 also has the unique Andes Custom Extension™ (ACE) framework that allows customers to define their own instructions easily and create more differentiations. Its CoDense™ instructions further compact the already very small code size. The GPR (general-purpose registers) based DSP instructions offers an efficient speedup for voice and audio applications as well as image processing. The IEEE-754 compliant Floating-Point coprocessor provides optional single precision or double-and-single precision instructions for fast floating-point computations. Its power management instructions and interface protocol simplify switching among different SoC operating modes related to power and performance. V3 architecture contains optional Memory Protection Unit (MPU) to run secure RTOS and optional Memory Management Unit (MMU) with hardware table walker for virtual memory OS’es such as Linux. It supports a shadow stack pointer register to simplify the protection of the kernel stack pointer. V3 vectored interrupt architecture with priority-based preemption, including 4 priority levels and built-in interrupt controller for up to 32 interrupt sources. All-C Embedded Programming is another major benefit enabled. Software engineers can program startup functions and ISRs (Interrupt Service Routines) in pure C language, and thereby gain higher productivity and reduce maintenance overhead. V3m/V3m+ is the subset of V3 to enable smaller and lower power AndesCore™. V3m/V3m+ instructions are carefully selected from those most commonly used in MCU applications. In addition, V3m/V3m+ also supports the priority-based preemption with built-in vector interrupt controller and All-C Embedded Programming.
Those features and configurability enable AndeStar™ V3 families to support a wide range of applications from low power compact micro-controllers to high-performance Linux-based embedded systems. The unit volume of SoC’s embedded with the V3 family processors has exceeded 2 billions in 2017.
Leider gibt es für diesen Aussteller kein deutsches Firmenprofil.
After 14 years effort starting from scratch, Andes Technology Corporation is now a leading embedded processor intellectual property supplier in the world. We devote ourselves in developing high-performance/low-power 32/64 bit processors and their associated SoC platforms to serve the rapidly growing embedded system applications worldwide.
As the features of electronic devices are becoming more and more versatile, customers demand new generations of SoC solutions for better scalability, flexibility, performance, cost and power saving. However, the diversity of emerging consumer market has driven sophisticated design requirement that incurs vital difficulty for traditional component providers to offer cost-effective solution in time.
The innovative configurable platform solution allows Andes' customers to construct unique system architecture and hardware/software partitioning to gain best optimization in all aspects. With possession of technologies in the areas of processor, system architecture, operating system, software toolchains development, and SoC VLSI implementation, Andes can work closely with customers to shorten their time-to-market with quality design.
Andes' instruction set architecture：AndeStar™ ISA
Andes' embedded processors：AndesCore™ CPUs
Andes' hardware developing platform：AndeShape™ Platform
Andes' software developing platform and toolchains：AndeSight™ IDE
Andes' software supporting system：AndeSoft™ SW Stacks
Looking into electronic system market with heavy competition, when you plan to build an embedded application system with 32/64-bit processor based SoC, you really shall choose Andes with its high-performance/low-power 32/64-bit processors and associated SoC developing platforms to help your team confidently deliver right product to win competition.
It is under the influence of technology that a global village concept is realized; people, and their ideas, are brought closer than ever before. Technology brings forth many positives in life; yet, we could look no further then the ever evident global warming issues to note its negative impact.
With technology rooted deeply in our everyday lives – for, or against it – its advancement is an irreversible process. As a responsible member of the global community, Andes is devoted to develop technology toward the direction of efficiency and economy. We envision our high performance, low power consuming processors and intellectual properties to enter the diverse electronic systems in the present and future, offering resource conserving and affordable technological solutions to every part of the world, truly making “Technology – for better quality of life”.